In this paper, we propose a simple two-dimensional (2D) analytical threshold voltage model for deep-submicrometre fully depleted SOI MOSFETs using the three-zone Green's function technique to solve the 2D Poisson equation and adopting a new concept of the average electric field to avoid iterations in solving the position of the minimum surface potential. Firstly, we obtain the 2D potential distribution in the Si-film region by using the Green's function technique to solve the 2D Poisson equation. Then, by applying Gauss's law at the Si-SiO 2 interface, the initial expression of the threshold voltage is obtained. Eventually, we introduce a modified factor to compensate for the errors resulting from the charge-sharing effect in the derivations of the final threshold voltage model. The proposed model is validated against the results obtained by 2D numerical analysis and experimental data, and excellent agreements are obtained. The proposed model has an explicit expression and can be implemented into the circuit simulator. the Fourier coefficient of the bulk charge density with the integer n(n = 0) in zone II:
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Introduction
Fully depleted (FD) silicon-on-insulator (SOI) CMOS technology is becoming another major technology for the next generation of VLSI [1] [2] [3] . This is because FD SOI CMOS transistors provide superior electrical characteristics over bulk CMOS devices [4] [5] [6] such as reduced source-drain junction capacitances [7] , increased carrier mobility [8] , suppressed short channel effect [9] , improved subthreshold slope [10] , improved latch-up immunity [11] and better radiation hardness [12] . However, the coupling effect between the front gate and back gate becomes complicated, especially for short channel devices. Therefore, it is difficult to develop a simple and accurate analytical model for circuit design and device characterization.
In general, the threshold voltage of a MOS transistor is a very important physical parameter in the device design. On the other hand, the accuracy of the threshold voltage model plays a more important role in the device optimization and circuit design. The analytical modelling of the threshold voltage of the FD SOI MOS transistor has already been proposed by numerous authors [13] [14] [15] [16] . In a paper by Young [13] , the potential distribution in the Si film was approximated by a simple parabolic function. This simplified assumption underestimates the coupling effect of the source-drain region and may cause a significant error in the prediction of threshold voltage when the channel length continues to scale down. In a paper by Veeraraghavan and Fossum [14] , the threshold voltage model was developed based on the conventional charge-sharing scheme and it predicted a 1/L eff dependent threshold voltage shift. In the range of submicrometre channel length, the assumption of constant surface potential of the charge-sharing model is invalid. In a paper by Woo et al [15] , the work was done by decomposition of the 2D Poisson equation into a 1D Poisson equation and a 2D Laplace equation. In a paper by Guo and Wu [16] , an accurate 2D analytical threshold voltage model was developed by means of the three-zone Green's function solution technique. Although an explicit form of the threshold voltage is derived, the calculation is too complicated to be further implemented in the derivation of the I-V model for a simulator such as SPICE. Therefore, to consider an efficient computation, the simplified and explicit expression of the threshold voltage of the FD SOI MOS transistor is necessary.
In this paper, in order to derive the threshold voltage model, the three-zone Green's function technique [16] is used to solve the 2D Poisson equation. Based on the concept of the average vertical electric field, a simple and explicit expression of the threshold voltage is obtained and described in section 2. Comparisons between the 2D numerical analysis, experiments and the proposed analytical threshold voltage model are shown in section 3. Finally, the conclusions are summarized in section 4.
Derivation of the analytical threshold voltage model

The basic analysis
The conventional structure of an FD SOI MOS transistor for 2D numerical simulation is presented in figure 1 . A simplified domain has been used for solving the 2D Poisson equation and indicated by the bold lines in figure 1 . The domain for solving the 2D Poisson equation is further divided into three sub-domains (zones I, II and III) to avoid the complexity of calculating the equivalent charge density between the regions with different dielectrics. Zone I is the front gate oxide, 
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zone II represents the Si film and zone III is the buried oxide. The boundary conditions used for each zone are enumerated in table 1. It should be noted that the boundary potential in the y-direction in zones I and III is assumed to vary linearly [15] . Based on the assumption that the front gate oxide and buried oxide are well grown and no charge resides there, the 2D Poisson equations in zones I and III can be reduced to two 2D Laplace equations. Substituting the Green's function solutions, listed in table 2, into Green's theorem [17] , which is given as
where G(x, y : x , y ) is the Green's function satisfying
, n is the outward normal direction on the boundary surface, and neglecting the free carriers, the general form of the 2D potential distribution in each zone can be obtained as follows [16] :
where the definitions of the Fourier coefficients A (2) and (3) at y = 0 and equations (3) and (4) at y = t si . The related expressions are given in table 3. It should be noted that the above equations are exact in the sense that any arbitrary doping profile in the Si film can be treated. In the following analysis, uniformly doped Si film is assumed for simplicity. Therefore, the 2D potential distribution at zone II can be further reexpressed as follows [16] :
A new approach for the development of the threshold voltage model
Since the FD SOI MOS transistor under consideration is normally-off type (enhancement mode), the front surface Zone I :
Zone III : 
potential distribution of the Si film is usually used to monitor the turn-on status of FD SOI MOSFETs. From equation (5), the potential distribution along the front surface of the Si film can be derived as
The accuracy of the derived front surface potential distribution in the Si film has been verified by 2D numerical analysis as shown in [16] . In the paper by Guo [16] , to develop an analytical threshold voltage model, the minimum potential along the front surface of the Si film has to be calculated first. By differentiating equation (6), the position of the minimum potential along the front surface of the Si film can be calculated,
where x min is the position of the minimum surface potential and φ II sf (x) represents the potential distribution along the front surface of the Si film. By introducing the value of x min into equation (6) , the minimum surface potential φ II sf,min can be obtained. However, the position of the minimum surface potential x min can only be solved iteratively and no explicit form of x min can be obtained. Therefore, calculation of the minimum front surface potential is too complicated to be further implemented in the derivations of the analytical I-V model for a circuit simulator such as SPICE.
A new approach for development of the threshold voltage model is described in the following. Firstly, by differentiating equation (3) with respect to y, the normal electric field along the front Si-film surface can be obtained and expressed as
Then, by integrating equation (8) with respect to x from x = 0 to x = L, the total charge density controlled by the front gate can be obtained and expressed as
By applying Gauss's law at the front SiO 2 -Si interface, we obtain
From equation (10), the threshold voltage can be obtained as
where the threshold voltage is defined as the value of gate voltage V gs for which φ II sf,min = φ f,inv = 2φ fp . However, the derivation of equation (11) is still complicated and computationally inefficient due to the calculation of x min . Therefore, in this work, the average normal electric field along the front surface of the Si film E sf is used to substitute the E sf (x min ). From equation (9), E sf can be obtained and expressed as
Then, the threshold voltage can be redefined as
Due to the effect of the lateral electric field originating from the source-drain junctions, the average normal electric field along the front surface of the Si film is expected to be smaller than the normal electric field at the position of minimum potential. Therefore, in order to compensate the error results from the charge-sharing effect, a modification to equation (13) is necessary. Figure 2 shows the normal electric field along the front SiO 2 -Si interface of the FD SOI MOSFETs, where the case of the average surface normal electric field is shown in (a) and the case of the surface normal electric field accounting for the charge-sharing effect is shown in (b). In figure 2(a) , the total depletion charges Q depl,1 in the Si film that terminate the average surface normal electric field originating from the gate can be expressed as
The charge-sharing effect is due to the loss of control ability of the gate over the depletion charge under it. In other words, the depletion charge controlled by the gate is no longer equal to Q depl,bulk (Q depl,bulk = qN B y d max , for bulk MOSFETs, where y d max is the maximum depletion width of the depletion region under the gate), but to a fraction of it. The reduction of the depletion charge is due to the presence of the source-drain junctions and the surface normal electric field is disturbed by the lateral electric field originating from the source-drain junctions, as shown in figure 2(b) . According to the chargesharing scheme shown in figure 2(b) , the effective depletion charge controlled by the gate can be obtained as where
where W s and W d are the depletion widths of the source-and drain-substrate junctions at the surface. By equating equations (14) and (15), the relationship between Q fg and E sf can be obtained as
where
Therefore, in order to compensate for the errors caused by the charge-sharing effect, we add the modified factor β into equation (13) and obtain the final expression of the analytical threshold voltage model: 
After some mathematical manipulations, equation (17) can be further expressed in terms of the terminal voltage as table 4 and γ is an empirical constant assumed to account for the errors resulting from the drain-induced barrier lowering effect.
Model verifications
In order to verify the accuracy of the derived equations, the analytical model of the V TH , given in equation (18), has been compared with the results obtained by the 2D numerical device simulator Medici [18] and experimental data [19] . The threshold voltages of the results obtained by the 2D numerical simulator are defined by the relationship between the drain current and external gate-source voltage as follows. In general, the drain current in the non-saturation region can be expressed as
For the long channel length devices operating at low V DS (e.g., V DS = 50 mV), using the extrapolation method on the I DS -V GS curve at V GS equal to the voltage at which the maximum dI DS /dV GS occurs, the threshold voltage can be obtained by the intercept on the V GS -axis: Additionally, when V GS = V TH , the normalized drain current is defined as a reference current,
where I reference is the reference current, I DS,normalized is the normalized drain current and I DS,longL is the drain current of the long channel device. When the channel length is very short, the maximum transconductance extrapolation method would fail due to the significant short channel effect. Thus, the threshold voltage of the short channel device is extracted by equating the normalized drain current to the reference current, which is determined by the long channel device. For high V DS operation, V TH is extracted from the parallel shift of ln(I DS ) versus V GS in the subthreshold region, as mentioned in [19] . bulk doping concentration for different Si-film thicknesses are shown in figure 3 when V DS = 0.05 V and V BS = 0 V. In this figure, it is seen that the roll-off of the threshold voltage is more severe in the case of thicker Si film due to the short channel effect. In other words, the V TH roll-off starts to occur at larger gate lengths in the MOS transistors with thicker Si films. Additionally, it is clearly seen that the calculated results using the present model agree very well with the 2D numerical analysis. Figure 4 shows comparisons of the threshold voltage versus effective channel length for the devices of 70 nm Si film, 330 nm buried oxide and 1 × 10 17 cm −3 bulk doping concentration with front gate oxide as the parameter. From this figure, it is seen that the devices with thinner front gate oxides can significantly retard the roll-off of the V TH as the channel length gets shorter. This is because with thinner front gate oxide, the control ability of the gate over the depletion region under it becomes better. It is also seen that a good agreement is obtained between the simulated results and 2D numerical analysis. Figure 5 shows comparisons of the threshold voltages obtained by the proposed model with those extracted from 2D numerical analysis. From this figure, a satisfying agreement is obtained. Figures 6 and 7 compare the roll-off of the threshold voltages for different back gate voltages with 2D numerical analysis and experimental data. As can be seen, the present model correctly predicts the V TH roll-off for different back gate biases. Figure 8 shows the effect of the drain voltage on the roll-off of the threshold voltage of the devices with 1.6 nm front gate oxide, 400 nm buried oxide, 21 nm Si film and 1.5 × 10 18 cm −3 bulk doping concentration. It is seen that at larger drain bias, the encroachment field from the drain becomes more significant, especially at small channel length. From this figure, accurate predictions of the severe threshold voltage roll-off by the proposed model are obtained, even for the devices with 0.07 µm channel length. Figure 9 shows comparisons of the threshold voltages obtained by compared with the numerical data used in [16] (figures 5-7) and the compared results are shown in figure 10 . From the figure, it is seen that a good agreement is obtained and it evaluates the validity of the modified model.
Conclusions
In this paper, we propose an analytical threshold voltage model for deep-submicrometre FD SOI MOSFETs using the three-zone Green's function technique to solve the 2D Poisson equation and adopting a new concept of the average electric field to avoid iterations in solving the position of the minimum surface potential. Firstly, we obtain the 2D potential distribution in the Si-film region by using the Green's function technique to solve the 2D Poisson equation. By applying Gauss's law at the Si-SiO 2 interface, the initial expression of the threshold voltage is obtained. Then, we introduce a modified factor to compensate for the errors resulting from the charge-sharing effect in the derivations of the final threshold voltage model. The proposed model is validated against the data obtained from 2D numerical analysis and experimental data and excellent agreements are obtained. From the above discussions, it can be seen that the present model predicts the threshold voltage well and has no iteration problem in the calculation that exists in the previous work [16] .
